Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to avoid the Dead-Zone in PFD of PLL

Status
Not open for further replies.

schwang1970

Member level 2
Joined
Mar 11, 2005
Messages
48
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,639
pfd dead zone

Hi All
Did anyone can tell me how to avoid the dead-zone problem in PLL design?and can
supply some material about this topic?
Thank you a lot !
 

rfsystem

Advanced Member level 3
Joined
Feb 25, 2002
Messages
914
Helped
148
Reputation
292
Reaction score
38
Trophy points
1,308
Location
Germany
Activity points
9,548
dead zone pll

Discussed in very detail!
 

jecyhale

Advanced Member level 1
Joined
Feb 19, 2008
Messages
403
Helped
54
Reputation
108
Reaction score
8
Trophy points
1,298
Location
China
Activity points
3,001
schwang1970 said:
Hi All
Did anyone can tell me how to avoid the dead-zone problem in PLL design?and can
supply some material about this topic?
Thank you a lot !

use a delay to generate a narrow pluse.

Please refer the Design of Analog CMOS Integrated Circuits of Razavi
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top