I want double my input clock frequency. Except use PLL, is there any other circuit can realize this function?
My input clock frequency is 250Mhz, output clock duty cycle shold be 40%~60%, propagation delay should be <2ns.
there is a simple solution.... give the clock to a buffer and then AND the original clock signal and the buffered signal... due to the delay the AND gates output is a signal with double the frequency and the duty cycle can be adjusted based on the propogation delay of the buffer....