How much loop gain is needed in pll design ?

Status
Not open for further replies.

xihuwang

Member level 2
Joined
Oct 23, 2007
Messages
46
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,595
pll loop gain

Hi:
Does anyone know for a on-chip frequency sysnthesis application,
how much loop gain is needed for the pll ?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…