Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Guardring is a vent for reverse leakage current in a circuit to the corresponding power rail. In case of pfets, if there are any parasitic Tx formedin the layout, in order to reverse bias these parasitic Tx, the Nwell tap is connected to VDD which acts as a path for this reverse leakage current. Hence latchup is prevented .
The same holds good for nfets wherein the substrate tap is connected to GND. I believe that helps.
Guardring is a vent for reverse leakage current in a circuit to the corresponding power rail. In case of pfets, if there are any parasitic Tx formedin the layout, in order to reverse bias these parasitic Tx, the Nwell tap is connected to VDD which acts as a path for this reverse leakage current. Hence latchup is prevented .
The same holds good for nfets wherein the substrate tap is connected to GND. I believe that helps.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
