How does temperature affect set-up and hold time

Status
Not open for further replies.
C

czhe

Newbie level 5
Joined
Mar 19, 2007
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,360
Hi all,

I'm not sure if this is an appropriate question for this forum, but maybe someone can point me in the right direction.

I've been told that temperature has an affect on the setup and hold times of the ASIC. Can anyone elaborate on why this is?

Thanks any for any feedback,
czhe
 

Device Switching is fastest at low temperatures.

The timing analysis are done at extreme corners to ensure that they meet the timing specs.

a. Fastest case: Fast N and Fast P transistors, High Vdd, Low Temperature

b. Slowest Case: Slow N and Slow P transistors, low Vdd, High Temperature



=====================================================
eChip Design Labs
VLSI Training for Verilog and System Verilog
Nagercoil, TamilNadu

**broken link removed**

=====================================================
 

eChipDesign said:
Device Switching is fastest at low temperatures.
Click to expand...
This isn't necessarily true in all cases. In some process technologies there is a phenomenon called temperature inversion. In this case, a ss0p81v110c operating condition corner might be the same speed or faster than the ss0p81v0c corner, for example.
 

also in the latest technology, the corner case has added 6!
 

yes, in the latest technologies, setup implementation also checked in the temparature inversion corner (-40) as the delays are more here,
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…