Continue to Site

Welcome to

Welcome to our site! is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How does deskewing happen ?

Not open for further replies.

I think kumar_eee you have get book on fpga and
see content table :
2.2 how deskewing is happen
you write to EDA
Can anyone explain how deskewing....
2.3 wondering abt set-up time violations not hold violations?.
you write :
Can anyone explain why wondering ...

2.4 Implement a pipeline architecture using verilog coding.
you write :
How to implement a pipeline architecture using verilog coding?.

Just read the book.

Is it possible to implement applications like image processing,video codec & so on.. to Spartan-3 starter kit?

Spartan3 is FPGA for 6$ , has 200K gates , maximum for audio application or
interfacing for PC standards PIC, USB and so on.
Image processing implement primarily on DSP, and FPGA only for support hardwarely time critical operations or without fpga.
If you realy want make image processing see Ti DM642.

Not open for further replies.

Part and Inventory Search

Welcome to