Non AMP

how do you find out all the requirements of the clock tree?

Thread starter jitendravlsi
Start date Feb 26, 2010

Status: Not open for further replies.

Feb 26, 2010

#1

jitendravlsi

Full Member level 2

Strategy for CTS

As a PnR engineer, how do you find out all the requirements of the clock tree?

thanx

Mar 2, 2010

#2

jitendravlsi

Full Member level 2

Re: Strategy for CTS

please ans to this query..................

Status: Not open for further replies.

Similar threads

B
Can't find definition of decap cells on the .lib file.
- Started by bidhanpoudel
- Apr 10, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
A
clock tree synthesis in ICC2
- Started by Ashokb431
- Jul 28, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
R
How can I obtain an AST(Abstract Syntax Tree) format, from a given Verilog file by using the Slang tool?
- Started by rachee_
- Oct 27, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
B
[SOLVED] **ERROR: (IMPCCOPT-4082): No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
- Started by bongosontan
- Mar 8, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
K
Computation of clock pin power
- Started by krish_9
- Feb 29, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)