Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How do We place Analog and Digital Blocks in a chip

Status
Not open for further replies.

Prasanna Kumar

Member level 3
Joined
Dec 30, 2004
Messages
58
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
686
Hi All,

I am doing full custom design. some times it requires that we have to have analog and digital blocks together in a chip. how do we take care of placing & Routing Analog blocks with Digital Blocks as well as I/O pads.

I have not understood the below mentioned 2 points for place and route.Can any one Please explain me ? I shall be great ful.

For a Place and Route tool What do we mean by "pitch" and how do we adjust it as per the P&R tool.

1. Minimun Number of access points:
UR ports should have minimum 2 access points either horizontally or vertically depending upon how METAL2 routing is allowed in ur process .    

2. ALL the ports should be on the minimum routing grid , as ur cell will be used by automatic place and route tool,which identifies only those ports which are given on Routing grid.

Thanks in Advance
 

one pitch is equal the minimum width of vias plus minimum space between vias
 

2) - tool will not route (and will gnore) those ports which are not on routing grid.
 

put analog at acorner
and guard it
 

Hi

protect analog block with guard band ... use dedicate pad for analog & digital block ..these to avoid any substrate coupling.
 

Use seperate vdd and ground pads for analog and digital blocks.
 

jusr go for the book " mixed signal design" by yanni.p.tsividis
manish
 

Analog and digital signals should not be running side by side. If this isolation is not possible due to space constraints, the lines can be seperated by putting a vss line between them.
 

Besides above, Analog and digital need to use different VCC VSS bus supply, and sometimes you need to shield some signals.
 

For academic chips, it is a good idea to short the analog_VSS with digital_VSS using only the top-metal jumpers that can be severed later if desired. For PLLs, this results in better performance.

If you don't require this later, you can perform surgery. The other option (shorting the two grounds on chip after fabrication) is quite expensive.

Analog blocks should be surrounded by Guards Rings. The idea of a split-guard ring has been presented in literature and provides even better isolation.

Digital Lines running long distances esp. from the pads to a certain input, should pref. be running over an N-well so that the injection into the substrate is minimized.

+ many tips and tricks. Read the Art of Analog Layout by Alan Hastings.
 

seperate them with thick guard ring
 

Hi selvaraja,

How to add guard band.? is there any material available? If so please share it. I ll be grateful to you.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top