How do we model decoupling capacitor

Status
Not open for further replies.
T

tomhive

Member level 2
Joined
May 26, 2006
Messages
42
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,569
Hello budddies,

How do we model decoupling capacitor with parasitics like L,C & R, where 2 putt which parasitics with De. Cap, really i don't know....

Thanks 4 hallping till now,
 

The safest way is to lay it out and extract the parasitc R and C.. If the decoupling cap is large I would be concerned about the R you can get towards the supplies.. a bad (e.g. high ohmic connection) makes your decoupling worthless.. Impossible to give a rough estimation of the values, it's heavily dependant on technology !

Ciao,

LucaS.
 

In case you are talking about MOS decoupling capacitors, check:
P. Larsson, "Parasitic Resistance in a MOS Transistor used as on-chip decoupling capacitance", IEEE JSSC, pp. 574-576, April 1997.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…