By which you mean that would like to see the enumerated type, as opposed to the binary value? If so, good question! I'd like to know this as well for either modelsim or isim. A bit of a workaround is if your states are one-hot, then you can label each of the bits with the corresponding state. But as said, that's a bit of a workaround. It would be neater to use the enum.
Oh yeah, even if it's not one-hot, you could use a function to go from binary to one-hot and then use that with the aforementioned workaround.
type type_test_state is ( IDLE,
STATE_TEST,
SEND_FINISH
);
virtual type {IDLE STATE_TEST SEND_FINISH} mystatetype
virtual function { (mystatetype)Give hierarchy name of signal which you wantto convert} myconvertedsignal
add wave myconvertedsignal
No they wont, because in an RTL test they have not been assigned binary values yet - this is done by the synthesisor and different settings are used to assign them. You can control the assignments yourself in the synthesisor settings, but the default for altera is a count sequence for 3 or less states, or one hot for more (IIRC). You can change this yourself either via the settings or via attributes, and you can select count, 1-hot ot grey code.
So given that the OP wanted to know how to see the states, I assumed he could only see a binary value - which means he is doing a post synthesis simulation.