How can I let ARM model generate the log.eis file?

Similar threads

• R

  How can I obtain an AST(Abstract Syntax Tree) format, from a given Verilog file by using the Slang tool?

  • Started by rachee_
  • Oct 27, 2023
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)
• B

  Can't find definition of decap cells on the .lib file.

  • Started by bidhanpoudel
  • Apr 10, 2024
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• J

  question on power analysis, after synthesize the verilog RTL model

  • Started by jj00510
  • Apr 18, 2024
  • Replies: 3

  ASIC Design Methodologies and Tools (Digital)
• S

  How can I apply my patterns to iscas'89 circuit ?

  • Started by sicetn
  • Dec 15, 2023
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)
• K

  Cadence cannot determine .mem file

  • Started by kaccov
  • Feb 16, 2024
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)