Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how can i handle BID of slave of AXI BUS?

Status
Not open for further replies.

u24c02

Advanced Member level 1
Advanced Member level 1
Joined
May 8, 2012
Messages
404
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Visit site
Activity points
4,101
Hi

As i know, the bid of slave must match to awid of master.
But i not sure, how can i handle BID in RTL?

Is there any example or comment?
 

the BID is for write response, so you can keep the BID value as same as that of AWID or simply WID.
Anyway after the WLAST of each transaction slave have to send the Write response with BID, BVALID and BRESP, so the MASTER will fetch it by asserting the BREADY.

So if there is out-of-order transaction then you need to send the BID by keeping the WID for each transaction
 

Thanks. but i just want to know what work bus's queue?
As i know the bus of nic301's bus have queue for MOR.
But i want to know that why i have go make for sub module in slave block for ID?

Does make it sense?
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top