Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How about my Phase Noise of ADF4360

Status
Not open for further replies.

rf1008

Full Member level 2
Joined
Mar 30, 2012
Messages
129
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,298
Activity points
2,219
Hello,all,

Pls. help to advise how about the phoise noise of my PLL. Three loop bandwidth have been tried and attached,5K,10K and 20K,and the actual bandwidth in spectrum analyzer is much wider.
Different bandwidth different phase noise,and even the lock time.

How about the three curves,please kindly advise how to improve more. Of course the lower of in-band and out-band noise the better. and the PLL is from ADI's ADF4360-7, here is it,http://www.analog.com/en/rfif-components/pll-synthesizersvcos/adf4360-7/products/product.html


I used signal generator to replace my OSC and found nothing improved,and also the bypass caps of VCO are modified. thanks.
900.6MHz_PN_4K vs 10K vs 19K.JPG
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top