Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi friend,
Half cycle path scenario like data Launch through +ve edge and Capture through _ve edge fp.
L-clk period 2: +ve edge is occurred 0 2 4 6 8 10
C-clk period 2: -Ve edge is occurred 1 3 5 7 9 11
Setup check: at edge 2 at L-clk : C-clk setup check edge 3
Hold check : at edge 2 at L-clk :C-clk hold check edge 1 ...it means in half cycle path hold check we will get half cycle more hold margin.So will get large +ve slack
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.