Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Hold Check in Multi cycle path

Status
Not open for further replies.

abhiverma812

Member level 2
Joined
Jan 14, 2008
Messages
48
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,602
Hey experts,

I have a question related to Multi cycle paths. I know that by default, the hold is always checked one clock edge prior to setup edge. Also during MCO exceptions, we add hold constraints where we move hold checking to different edges.

Can anyone explain:

1. why hold checks are done 1 clock edge prior to setup edge.?
2. why do we move hold checking to different edge??

I am looking for details.

Thanks,
Abhishek
 

1) read any digital asic tutorial or textbook, the difference between hold and setup is very straightforward. just google it.
2) once you understand 1, you will understand 2.
 

Well if you know the answer I will appreciate if you can post it here. It will be helpful. I know the difference between setup and hold.

Thanks,
Abhishek

1) read any digital asic tutorial or textbook, the difference between hold and setup is very straightforward. just google it.
2) once you understand 1, you will understand 2.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top