Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Hold and Setup failures during Silicon Testing

Status
Not open for further replies.
P

priyutiru

Newbie level 5
Newbie level 5
Joined
Dec 15, 2013
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,338
How to resolve Hold and setup violations during Silicon Testing on Test floor.
 

Setup failures: Slow scan clock down.

Hold failures: Increase temperature, decrease voltage.

Then complain to the design team.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top