Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

hoe to over come the infinite loop design while simulation in cadence

Status
Not open for further replies.

parasuraman

Newbie level 1
Joined
Jun 13, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,285
hi friendz...

i am newer to verilog desgin.while simulation of my verilog code in cadence it find the infinte loop design. so that i couldn't get the simulation result .but in xilinx i got the result for that design..... can you help me for the same...
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top