Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

High level syntheis design with Vivado

Status
Not open for further replies.

Balalaika_4

Newbie level 1
Newbie level 1
Joined
Sep 18, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
9
Hi,

i want to use vivado to accelerate speed critical functions of an algorithm, but i have some questions.

First of all, lets say the function i want to implement in hardware is part of a .c file and the algorithm in total contains quite a lot of headers and other .c files as well.
Should vivado have all algorithm verified or the parts for implementation only? I know i have to put together any headers needed, but how can i control the execution so that when the algorithm execution reaches the function i need
,synthesized code would then be executed.

In other words, how can i synthesize part of code ( like a function ) of a name.c file and not all the file.?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top