Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help: Xilinx Virtex II Pro MGTs Reference Clock

Status
Not open for further replies.

honghongrong

Newbie level 5
Joined
Dec 2, 2004
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
45
The Xilinx XC2VP20 has eight MGTs, four Top MGTs and four Bottom MGTs. There are two external reference clock sources for the MGTs, one for Top MGTs, the other for Bottom MGTs. I only use 2 Top MGTs, must I input the bottom MGTs' reference clock?
 

If you use only 2 top MGTs you can use only one external input. The second one is needed if you want use MGT from buttom side.

Cheers
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top