Non AMP

Help with Xilinx EDK 3.1 SP3 install

Thread starter Jayson
Start date Jun 30, 2003

Status: Not open for further replies.

Jun 30, 2003

#1

J

Jayson

Full Member level 4

I ran "EDK 3.1 Service Pack 3 edk_3_1_3_win.exe" and now when I go to generate a netlist I get an error, has anyone else had this problem?

- Jayson

Jun 30, 2003

#2

F

fangll

Junior Member level 2

where can i get the sp patch, pls upload to MCU?

Jun 30, 2003

#3

J

Jayson

Full Member level 4

it doesn't appear to work, or I'm doing something wrong.

It's to big to upload to MCU as its 112,099,277 bytes.

- Jayson

Status: Not open for further replies.

Similar threads

K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
S
Xilinx FPGA with Erased QR Code
- Started by strahd_von_zarovich
- Feb 3, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
C
Seeking Help with VHDL Timing Issue in Arithmetic Operation
- Started by chandra1502
- Aug 29, 2023
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
Z
Xilinx Foundation 1.3 (old) software - student edition anyone?
- Started by Zag4cpld
- Jun 5, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
S
HELP ME WITH THIS ISSUE PLEASE. IT'S URGENT.
- Started by Soh_bhat
- Apr 1, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design