Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help with reflectarray design in HFSS

Status
Not open for further replies.

mukul_2050

Newbie
Newbie level 1
Joined
Jan 11, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Dallas, TX
Activity points
1,299
Hello everyone

I am trying to implement below paper in HFSS.
https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5276830
A Novel Microstrip Rectangular-Patch/RingCombination Reflectarray Element and Its Application Qin-Yi Li, Yong-Chang Jiao, and Gang Zhao

I have made a unit cell for the design using a floquet port and two master-slave boundary conditions and simulated in HFSS, the problem is the aforementioned paper has a linear linearly decreasing phase response upon increasing the patch element length. But mine simulation shows different response. Please see below
**broken link removed**

Also i have placed my HFFS design file at this google drive location, https://drive.google.com/file/d/0B2qjYWsbBcKqNTR4LVgyTmtBR2s/view?usp=sharing
can anyone help me what am I doing wrong?


PS: This is my first post please pardon me if I accidentally broke any forum laws
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top