Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help with interview question #3

Status
Not open for further replies.
R

richardyue

Full Member level 1
Joined
Aug 18, 2006
Messages
95
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,288
Activity points
1,934
Hi, members,
The following is the interview question #3.
How to design divide-by-2 and divide-by-3 sequential circuits with 50% duty cycle using VHDL? Thanks in advance.
 

its mentioned nicely in this doc

regards
dk
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top