mail4idle2
Full Member level 4
- Joined
- Oct 20, 2012
- Messages
- 200
- Helped
- 20
- Reputation
- 40
- Reaction score
- 19
- Trophy points
- 1,298
- Activity points
- 2,173
Need help in debugging System Verilog Code.
Generally system verilog code has .*connections. Is there any way where I can expand those connections and understand RTL easily.
Generally system verilog code has .*connections. Is there any way where I can expand those connections and understand RTL easily.