Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

HELP : somebody can help me about the LZW algorithm Verilog HDL

Status
Not open for further replies.

xiaosha921

Newbie level 3
Joined
Jan 6, 2011
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,294
Hi,everybody!
I am a student, and I want to realize the LZW algorithm in Verilog HDL. If you have any experience, could you help me? Thanks!
 

grieblm

Member level 4
Joined
May 7, 2011
Messages
75
Helped
18
Reputation
36
Reaction score
18
Trophy points
1,308
Location
Georgetown, Canada
Activity points
1,734
Good luck on your project! You really should do this on your own. It certainly sounds challenging. Here's a good description of the algorithm: Lempel. Sorry I can't help any further since I haven't implemented this.
 
Last edited:

xiaosha921

Newbie level 3
Joined
Jan 6, 2011
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,294
Thanks ,Griblem. Did you have done this algorithm with FPGA before? If you did, Could you give me some suggestions! Thanks !!
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top