Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help: script for clock gating for Design Compiler

Status
Not open for further replies.

newcpu

Member level 4
Joined
Oct 30, 2005
Messages
76
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,818
gated clock design compiler

Hi All,
Could anyone give me some scripts for clock gating for Design Compiler. I have tried it according to manual of DC. But I am not sure about it.

Best Regards,
newcpu
 

design compiler clock gating

hello newcpu ..

U can implement clock gating using DC depending on ur requirements .. if ur a beginner and just want to know the concepts of clock gating then use the simple clock gating steps .
The best way to make a scrips is by first trying line by line and then make a script if it works perfectly

please refer the manual of power compiler .. i am sure u can find best examples of clock gating scripts . else please let us kno wat exactly is ur prorb following the manual ..
if u have synopsys solvnet login access .. use this link
https://solvnet.synopsys.com/dow_retrieve/Y-2006.09/pwcug/pwc_7.html

suresh
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top