Help required regarding CADENCE virtuoso

Status
Not open for further replies.
E

ecatist

Newbie level 3
Joined
Feb 23, 2012
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,296
View attachment ckt.bmp We are attempting to implement a 6-bit Flash ADC in 90nm CMOS technology using CADENCE. We require a 4-bit and 16-bit analog multiplexer (switch) but do not know the internal architecture of the same. Can someone please provide us with some help regarding the schematic of these components.
 
Last edited:

If someone has done the same or similar projects please do help us. We are facing a fast closing in deadline.
 

You can find good schematics in older databooks from Harris
Semiconductor, Intersil (back when the two were distinct),
Data General, even RCA CD4000 logic. You need a demux
and a rack of switches. But then come the niceties like
break-before-make (so as not to cross-contaminate sample
voltages), charge injection (ditto), tradeoffs in on resistance
vs capacitance, vs leakage, vs settling time and so on.

A very fast ADC with surplus headroom may get by with a
simpler mux than a general purpose piece-part that has
to have good on-resistance linearity across the common
mode range (like, NMOS-only switches with maybe a
charge injection compensation).
 

Hey thanks a lot...
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…