Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help! Problem in laminate via design using HFSS lumped port

Status
Not open for further replies.

grump6

Newbie level 1
Joined
Jan 6, 2005
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
9
Hi all,

I am fairly new to EM field simulation. I am trying to simulate a 4-metal layer laminate with drilled vias - the bottom metal is GND. All my vias are shorted together. The objective is to quantify the inductance between the via top metal and the bottom GND plane. Please see the attached model in the zip file.

When I define the lumped port as going from the top via to the bottom GND metal, HFSS stops with an error: port refinement, process abc3d died unexpectedly.

Is this because I am drawing the port through the dielectric and 2 intermediate metal layers ?

How would I go about correcting this model ? Any comments/suggestions/advice will be greatly appreciated.

-grump6
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top