Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[help] peak-to-peak value in flash adc

Status
Not open for further replies.

skyeaglemm

Newbie level 6
Joined
Jan 14, 2005
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
82
when designing a gps receiver, a simple rule to decide the overall gain is to amplify the signal to the maximum range of the ADC. but i am wandering what determine the maximum range of the ADC. A paper mentioned the peak-to-peak value of a 1-bit adc is 100mv,what is the reason? if i design a 4-bit flash adc in 0.25um TSMC techology, what is the proper peak-to-peak value? thanks a lot!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top