Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help ! Optimize flip flop setup/hold time with hspice

Status
Not open for further replies.
R

ruru

Newbie
Joined
Aug 18, 2020
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
15
I'd tried to use hspice to get optimized setup/hold time, but output (Q pin) data keep show error
"both end of window has same sign"

Here is my .sp content. Is there anything need to be modified?
Thanks.
1597749336235.png
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top