Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

help on plb slave ip interface ( ibm CoreConnect )

Status
Not open for further replies.

Raptor

Member level 2
Member level 2
Joined
Jul 6, 2001
Messages
49
Helped
7
Reputation
14
Reaction score
5
Trophy points
1,288
Activity points
369
hi all,

i'm doing a project on plb(processor local bus) slave ip interface.i need some help on the following

1.PLB bus has a compress signal i could not find what type of compression algorithm is used.

2.what does well behaved memory means.its comes in guarded access of plb bus.

3.if slave databus is of 64bit and master is requesting a write of only one byte how it is achieved because other bytes in the word may be overwritten.

if some can also tell me what should be the standard signals for ram and fifo which goes from slave ip interface to ram and fifo.

any reference internal architecture would be of great help.


thanx in advance
take care and bye
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top