Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] help needed....cant get output

Status
Not open for further replies.
C

cruzer111

Newbie level 4
Joined
Mar 24, 2012
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,309
My vhdl code gets synthesized, but i can't get the output at testbench waveform. Please look into the code explain y i cant get the output. testbench.PNGrtl.JPGView attachment encoder.txt
 

The DFFs are missing an initialization of output signal Q. 'U' (uninitialized) is the default value of std_logic.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top