Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help me with the definitions about PLL plz.

Status
Not open for further replies.

qslazio

Full Member level 3
Joined
May 23, 2004
Messages
175
Helped
18
Reputation
36
Reaction score
7
Trophy points
1,298
Activity points
1,420
Hi everybody
I'm confused about these definition or branch in PLL design.
1. Timing recovery
2. Clock Generation
3. Frequency Synthesis

What's the difference? Can anyone offer me the detailed definitions?
Thanks in advance.
 

Here are the first two pages of Behzad Razavi's book on PLL's. He clarifies the use of PLL's in the three categories you mentioned in your post. Hope this helps.
 

    qslazio

    Points: 2
    Helpful Answer Positive Rating
haadi20 said:
Here are the first two pages of Behzad Razavi's book on PLL's. He clarifies the use of PLL's in the three categories you mentioned in your post. Hope this helps.


thanks for your material
But could you tell me which book does these pages belong to?
I would like to add the citation in my thesis.
I can not find the book name.
 

qslazio said:
thanks for your material
But could you tell me which book does these pages belong to?
I would like to add the citation in my thesis.
I can not find the book name.

The book name is
"Monolithic Phase-Locked Loops and Clock Recovery circuits:Theory and Design"
Edited by Behzad Razavi

IEEE Press, 1996
ISBN 0-7803-1149-3
IEEE order number:pC5620
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top