Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

help, how to simulate following spec of differential op

Status
Not open for further replies.

fxxjssc

Member level 4
Joined
Jan 6, 2006
Messages
79
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,879
hi all,

my tool is Hspice, can you tell me how to simulate slew rate, settling time,
open loop gain of differential Op. or is there any book i can refer.
Thanks
 

sankudey

Full Member level 3
Joined
Sep 6, 2005
Messages
176
Helped
37
Reputation
74
Reaction score
11
Trophy points
1,298
Location
India
Activity points
3,513
Hi,
I do work in cadence. But hope the methods will be similar.

1. Setteling Time==> Connect the OPAMP in -ve feedback configuration. Give a step (a square wave will do also) to the input (+ve). The Magnitude of the step should cover the full scale (ICMR- to ICMR+). Now watch the transient response

2. give very small signal at i/p (say 0.1mv to 2mv magnitude) and look for the transient response in open loop configuration.

3. Slew rate==> a bit confusing. For lookig the maximum slew rate you can measure the slope of the first response (to measure the slope; press two cursors at the middle of the output).

Ref:
for Diff-amp: (analog design books)
1. Razavi ==> availabe in this board
2. Allen Holl berg etc...



hope would help..
sankudey
 

fxxjssc

Member level 4
Joined
Jan 6, 2006
Messages
79
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,879
Thanks, what about convert differential op to single ended conterpart and measure these spec. what's your opinion
 

sankudey

Full Member level 3
Joined
Sep 6, 2005
Messages
176
Helped
37
Reputation
74
Reaction score
11
Trophy points
1,298
Location
India
Activity points
3,513
Hi,
Here I think the classic thinks applies well. For MOS, do it by Current Mirror (definitely mismatch comes into picture). For BJT/HBT-> a bit confusing, better is an one ended output....can get some idea from "Grey...Meyer..." book (four author. This is available in this EDABoard...


hope would help you....
sankudey
 

skymusic

Member level 3
Joined
Jun 29, 2004
Messages
57
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,288
Activity points
393
Refer to the book CMOS ANALOG CIRCUIT DESIGN written by Allen
 

jgarciarivera

Newbie level 5
Joined
Feb 24, 2006
Messages
9
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,360
I'm sending you my thesis. A whole chapter is presented on simulations.
Otherwise, visit this link:
**broken link removed**
 

jgarciarivera

Newbie level 5
Joined
Feb 24, 2006
Messages
9
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,360
I'm sending you my thesis. A whole chapter is presented on simulations.
Otherwise, visit this link:
**broken link removed**
 

shao

Newbie level 5
Joined
Oct 3, 2007
Messages
9
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,283
Activity points
1,312
thanks for the paper
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top