Hi mckinsonmckinson said:I think , the reference clock (13m) is interfaced. Pls check !!~
vfone said:Bad phase error under conducted test:
-VCO pulling
-Bad PA behavior during active side of the burst. Check the Control Loop.
-Bad design of the DC trace between PA and battery (too much DC drop on the line)
Bad phase error under radiated test:
-Feedback between radiated signal from the antenna to the VCO compartment (need better shielding)
regards
xinxin said:Hi , rhjang
I also use the RF3133 PA , and met this problem as you talk about , but this problem occurs at the upper power . pls check your layout , especially rf out from PA to switch .After we relayout about rf out , this problem improves , but still exists.but could u tell me why put a cap. series with VCOVCC ? Which solution do you take ? We could contact each other about RF experiences in the future , couln't we?
GSM's baseband have the function to finetune IQ signal to eliminate the phase error?
2.Why only first 6 bits were affected but not all bits?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?