Non AMP

help! about design rule!

Thread starter shrbht
Start date Feb 24, 2009

Status: Not open for further replies.

Feb 24, 2009

#1

S

shrbht

Full Member level 1

in tsmc 0.35um logic design rule

why need this rule? what's mean?

thanks in advance!

Status: Not open for further replies.

Similar threads

[SOLVED] Standard Verification Rule Format (SVRF) Manual request
- Started by Fayiz_159
- Nov 29, 2023
- Replies: 4
Analog Integrated Circuit (IC) Design, Layout and more
O
🆘 Seeking Help: Peak Detector Design in TSMC 65nm, 20MHz Bandwidth
- Started by omar_Bakheet
- May 5, 2024
- Replies: 0
Analog Integrated Circuit (IC) Design, Layout and more
self-bias circuit design
- Started by mohamis288
- May 3, 2024
- Replies: 1
Analog Integrated Circuit (IC) Design, Layout and more
L
Question About the PM of a PLL
- Started by LuncentWish
- Apr 22, 2024
- Replies: 6
Analog Integrated Circuit (IC) Design, Layout and more
L
[SOLVED] Cadence Virtuoso - Design Rule Check clearing erros
- Started by lifeislife
- Oct 16, 2022
- Replies: 5
Analog Integrated Circuit (IC) Design, Layout and more