Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

hardware clockrecovery circuit

Status
Not open for further replies.

beagle

Newbie level 3
Joined
Jan 9, 2003
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
38
I am looking for a hardware clockrecovery circuit that is able to derive the clock from a 300 kbps datastream. The datastream is the output of a FM detector.
Anyone with expierence in this field?
 

Clock recovery

Look for data separators for floppy disks - although those days they are integrated into controllers, there might be some data available. They accept mixed data/clock stream and extract data and clock signals...
 

general

In general, first run the signal through a nonlinarity such as a squaring circuit. This will produce a spectral line at the bit rate. Use a PLL to lock onto this spectral line. You will have to produce a delay to make the sampler sample in the center of the bits.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top