Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Generation of STIL format dump file

Status
Not open for further replies.

vishnud2026

Newbie level 1
Newbie level 1
Joined
Apr 11, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore
Visit site
Activity points
1,286
Hi,

I am running verilog simulation and I want to dump the signals in STIL format (.spf format). How to dump the signals in STIL format?

I am using ncsim for simulation.


Thanks and Regards
Vishnu
 

Hi,

I am running verilog simulation and I want to dump the signals in STIL format (.spf format). How to dump the signals in STIL format?

I am using ncsim for simulation.


Thanks and Regards
Vishnu

Hi if you have tetramax then you can directly dump using
write_patterns file.stil -format stil99 -serial -first 0 -last N -external
to write testbench
write_testbench -input file.stil -output filename

thank you
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top