Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

generation of 2 at-speed pulses without tester support

Status
Not open for further replies.

swethapr565

Newbie level 6
Joined
Sep 28, 2010
Messages
13
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,283
Location
India
Activity points
1,396
Hi
How do we generate 2 at-speed pulses during transition ATPG, if the tester does not support it? is it through OPCG, clock leaker/shaper and so on or s there any other way. Im not sure of the solution for this. can any one help me?

Thanks,
Swetha
 

Thank you very much dftrtl. And do you know about OPCG which is used for similar purpose. if so can you let me know .. how OPCG works to generate two clocks... i know how clock shaper works. Want to know if OPCG/OCCG has similar functionality.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top