AhlaPlaster
Newbie level 5
- Joined
- Aug 23, 2013
- Messages
- 9
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 87
Hello,
I am trying to develop a synthesizer that will supply changeable LO signal between 950MHz to 2300MHz or at least between 950MHz to 2070MHz. I need this synthesizer to achieve frequency lock as fast as possible, let's say 500uS maximum.
From what I found in order to achieve this wide range of frequency I'll have to use a synthesizer which generates a higher frequency and then output divider. If I understand right (this is my first project) this production of LO frequency will create many unwanted spur signals.
Currently I have ADF4350 synthesizer: Datasheet
It is possible for me to buy another PLL and VCO or a full synthesizer that will help me to achieve better performances.
My channel spacing/pfd seems to be 8MHz, I think that I may make it greater if it will be needed.
And my reference clock will probably be a multiply of 8MHz sine-wave with about 3dBm signal power.
If it is possible I would like you to consult me how can I suppress this spur signals and maybe tell me more about the problems that may appear because of them.
Sorry about my English and thank you very much,
Erez.
I am trying to develop a synthesizer that will supply changeable LO signal between 950MHz to 2300MHz or at least between 950MHz to 2070MHz. I need this synthesizer to achieve frequency lock as fast as possible, let's say 500uS maximum.
From what I found in order to achieve this wide range of frequency I'll have to use a synthesizer which generates a higher frequency and then output divider. If I understand right (this is my first project) this production of LO frequency will create many unwanted spur signals.
Currently I have ADF4350 synthesizer: Datasheet
It is possible for me to buy another PLL and VCO or a full synthesizer that will help me to achieve better performances.
My channel spacing/pfd seems to be 8MHz, I think that I may make it greater if it will be needed.
And my reference clock will probably be a multiply of 8MHz sine-wave with about 3dBm signal power.
If it is possible I would like you to consult me how can I suppress this spur signals and maybe tell me more about the problems that may appear because of them.
Sorry about my English and thank you very much,
Erez.