Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

GCLK pins on Xilinx FPGAs

Status
Not open for further replies.

jgorsk

Member level 3
Joined
Dec 31, 1999
Messages
54
Helped
10
Reputation
20
Reaction score
10
Trophy points
1,288
Activity points
352
gclk xilinx

I try to design a crcuit with Spartan 2E. I use ISE 4.2 and ISE 5.1.
There are few clock input pins in the design. I don't want them to be
GlobalClock pins (GCLK) but placer forces using GCLK instead of general
purpose IO pins.
When I try to assign cloks to non GCLK pins, placer reports errors.

Is there a way to avoid placer of automatically assigning clock
signals to GCLK pins?
 

tlp71@hotmail.com

Full Member level 4
Joined
May 14, 2002
Messages
220
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Activity points
1,595
gclk fpga

the gclk pin is designed to drive the lines of clock.If you would drive a clock for other pins you can use a normal ibuf and after a bufg that route internally the clock.
If you use gclk you always made a mistake.
G.
 

maestor

Full Member level 3
Joined
Feb 21, 2002
Messages
163
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Location
España
Activity points
1,888
what is gclk

Hi jgorsk,

As tlp71@hotmail.com said the best think to do is use an IBUF and then a BUFG. I always do this in the HDL level, in VHDL it would be something like this:

...
...

i_ibuf_clk80:ibuf
port map(
i => clk80,
o=> clk80_buf
);

i_bufg_clk80:bufg
port map(
i => clk80_buf,
o=> clk80_gbuf
);

And the "clk80_gbuf" signal is the one you use as Clock in your FFs later on.

-Maestor
 

hiyun87

Newbie level 4
Joined
Jan 11, 2003
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
18
xilinx gclk

If you use FPGA Express, then You avoid this problem to use constraint edit.

after GTECH mapping, You have to edit constraint. select port TAB, then
check "don't use" global buffer section at non-dedicated clock pin.

place & router engine don't complain.
 

jgorsk

Member level 3
Joined
Dec 31, 1999
Messages
54
Helped
10
Reputation
20
Reaction score
10
Trophy points
1,288
Activity points
352
ibuf bufg ibufg

Insetring ibuf and bufg solved the problem.

Thanks.
 

zcq

Advanced Member level 4
Joined
Jul 14, 2001
Messages
102
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
619
bufg g and ibuf g

So,if i use wanna place a normal IO at GCLK pin,should i insert IBUFG manually in my vhdl?

thx!
 

Bartart

Full Member level 2
Joined
Feb 20, 2002
Messages
124
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Location
Europt
Activity points
1,109
io is gclk or gck how to

Hello!

First, we need more information about your design, is board already routed - is PCB already done?

If no than you can make a design that does not use the GCLK pin, if you have a board done and you have to use the GCLK as user IO than I dont see the problem, because you can use it as you want.

If you can please upload the error/warrning report from ISE it will be verry useful to see what is the problem about.

The tip I can give you is write your own ucf file this is the powerfull tool to make the compiler cry :lol:

bart
 

maestor

Full Member level 3
Joined
Feb 21, 2002
Messages
163
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Location
España
Activity points
1,888
io is gclk or gck

Hi zcq,

As Bartart said, we need more info about your design.
If I understood what you want is just to use a GCLK pin as a normal IO, is that right? in that case you don't have to worry about anything in your VHDL. You just write your code and the tools will do the rest.

It's only when you need something strange like IBUF to BUFG o IBUFG to DLL to BUFG when you need to instantiate your components at the RTL level, you need to do ti to help the synthesis tool to understand what you want.

Regards,

-Maestor
 

synq

Member level 2
Joined
May 21, 2001
Messages
51
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
446
bufg vs ibuf

My little addition..gclk or GCK is not an I/O pin.

It is a dedicated input pin.. incase you need some low skew path for the clock input othervise user still can configure it as an input pin only...

and it is always a good practice to keep the clock signals through gck pins
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top