Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Gated Clock Advantage and Disadvantage

Status
Not open for further replies.

spartanthewarrior

Full Member level 2
Joined
Jun 13, 2007
Messages
122
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,142
clocks advantages

Hi All,

What are the Advantages and Disadvantages of Gated Clocks.

Also tell me the application of Gated Clocks

Regards
 

sunjimmy

Full Member level 2
Joined
Jan 10, 2003
Messages
128
Helped
9
Reputation
18
Reaction score
7
Trophy points
1,298
Activity points
1,027
digital clock advantage

In short,

Advantage: save power

Disadvantage: difficult to manage the timing during synthesis and STA . Besides, if something wrong, it's also hard to debug :(
 

    V

    Points: 2
    Helpful Answer Positive Rating

A.Anand Srinivasan

Advanced Member level 5
Joined
Oct 15, 2005
Messages
1,792
Helped
257
Reputation
514
Reaction score
39
Trophy points
1,328
Location
India
Activity points
10,678
advantages of clock gating

saves power but it is complex in terms of design and issues...
 

kumar_eee

Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
113
Trophy points
1,323
Location
Bangalore,India
Activity points
4,677
disadvantages of clocks

It is used to turn off the flops when we don't need.

I have no idea about disadvantages of Gated clock.

Friends, Please provide your views in this regard.
 

vinayshivakumar

Junior Member level 3
Joined
Dec 17, 2007
Messages
26
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,419
what are the disadvantages of a digital clock

Gated clock - Difficult to verify in GLS ,
Physical perspective - more insertion delay for clock tree
Inreases area , complicates timing closure with all the clock gating checks.... (just a lil bit)
 

Amruth

Member level 1
Joined
Oct 10, 2007
Messages
39
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,482
advantages disadvantages of clock gating

Clock Gating

Dis Advantage: hard to implement CTS . But tools are now capable do it

Advantage: use d to decrease the Dynamic Power consumption
 

Joined
Sep 3, 2007
Messages
848
Helped
66
Reputation
132
Reaction score
16
Trophy points
1,298
Activity points
0
disadvantage of a digital clock

Hi,
Yes it's advantage is to reduce the consumed dynamic power. However the advantage is the complexity of implementations (the logic of gating controler) as well as the additional area taken by this controller.
 

mouzid

Full Member level 5
Joined
Jun 22, 2007
Messages
248
Helped
9
Reputation
18
Reaction score
0
Trophy points
1,296
Activity points
2,876
advantages of clocks

You mean disadvantage
 

Joined
Sep 3, 2007
Messages
848
Helped
66
Reputation
132
Reaction score
16
Trophy points
1,298
Activity points
0
advantage and disadvantage

master_picengineer said:
Hi,
Yes it's advantage is to reduce the consumed dynamic power. However the advantage is the complexity of implementations (the logic of gating controler) as well as the additional area taken by this controller.
Sorry fo the mistake:

Yes it's advantage is to reduce the consumed dynamic power. However the disadvantage is the complexity of implementations (the logic of gating controler) as well as the additional area taken by this controller


Thanks mouzid.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top