Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Gate level simulation in xilinx ISE

Status
Not open for further replies.

sunidrak

Full Member level 1
Full Member level 1
Joined
Apr 12, 2012
Messages
97
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
Bengaluru, India
Activity points
1,738
I am doing project using XILINX ISE and MODELSIM tool ?? My guide asked me to do Gate Level Simulation. I am not getting how to do Gate level Simulation ?? :-( Can anybody plz help which all files has to be consider to do GLS ??
 

you should probably be having a compilation list which would help.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top