GAL replacing with combinational gates

Thread starter john.stm
Start date Mar 12, 2013

Status: Not open for further replies.

Mar 12, 2013

john.stm

Newbie level 5

HI every one ,

i need a samll help ..

i want to replace my GAL device with combinational gates .

The GAL needs a go impulse to perform its logic .. then it does some logic function and gives it output to .. i have developed this logic but stuck with two big issues .

1) GAL uses some kind of register memory .. how to realise that in real life .. (with ff, latch or register , d -ff) ?

2) my combinational gates has to function only when at the positive edge of my go impulse ? how to do this part in real life ?

thanks in advance ...

- - - Updated - - -

sorry wrong picture . this is the right picture

Attachments

Status: Not open for further replies.

Similar threads

S
synplify issue with xci import
- Started by skyworld_cy
- Feb 7, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
Issues with git cloning repo with "RISC-V RV32IMC Toolchain"
- Started by FlyingDutch
- Oct 28, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
Development FPGA board with Gowin chip
- Started by FlyingDutch
- Dec 10, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
X
Still have problem with understanding `include in Verilog
- Started by Xenon02
- Oct 2, 2023
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design