the best document is Razavi's analog CMOS design book.
The step by step is:
Define your DC gain, define your input referred noise: come up with gm and Rout you need.
Define your gain bandwidth: minimize the size of transistors at folding node to reduce the dominant pole (or increase the gm of cascodes).