Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

from SR to T flipflop

Status
Not open for further replies.
L

logicpro9999

Newbie level 5
Joined
Apr 3, 2010
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
turkey
Activity points
1,329
I want to design a T flipflop with SR flipflop using Multimedia logic simulator.T is connected as clock, S=not q and R=q but when I run the simulator output looks undetermined.what is wrong?
image of circuit is attached
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top