I am getting a lot of timing violation due to Ram getting inferred as 150 Dist rams. I made it block ram but still the issue is my design has asynch read and reads the data as soon as raddr gets updated, but Bram has got synch read and waits till next rising edge....