FPGA Implementation of Pipelined 2D-DCT and Quantization Architecture for JPEG Image

Thread starter bdeepak2191
Start date May 5, 2012

Status: Not open for further replies.

May 5, 2012

bdeepak2191

Newbie level 1

hi friends. i am doing my final year project titled "FPGA Implementation of Pipelined 2D-DCT and Quantization Architecture for JPEG Image Compression". I have completed the coding in verilog. I need help from you for preparing my project report. I am not able to find enough materials on internet. can any one who has done a similar project mail me some helpful materials or the report of the project. This will help me a lot. my email id is bdeepak2191@gmail.com. thanks in advance.

Status: Not open for further replies.

Similar threads

S
Image fusion how to implementing on FPGA
- Started by Sanila P
- Tuesday at 4:38 AM
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
S
PLL implementation through FPGA
- Started by sushl
- Dec 6, 2023
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
A
Memory (DDR) for image processing FPGA board application
- Started by aminpix
- Nov 29, 2023
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
L
Image Encryption and Decryption using VHDL
- Started by Lightning89
- Feb 14, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design

FPGA Implementation of Pipelined 2D-DCT and Quantization Architecture for JPEG Image

bdeepak2191

Newbie level 1

Similar threads

Privacy & Transparency

Privacy & Transparency