Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

FPGA coding need for Z85C30 SCC SDLC Controller

Status
Not open for further replies.

nmagalingam

Newbie level 1
Newbie level 1
Joined
Mar 19, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
8
Hi,

I am using Z85C30 SCC chip. I have interfaced SCC with FPGA. I am doing SCC intialization as below. After that i am trying to transmit the SDLC packet out. But, no data and clock is coming out. SCC is sourced with 8MHz PCLK clock from external oscillator.

Intialization:
-------------


WR Value

09 80
04 20
02 20
01 C0
03 C0
05 60
06 01
07 7E
0A 80
0B 09
0C 0E
0D 00
0E A0
0F 00
01 C1
09 2A


So, please provide the proper sollution, to make SDLC packet out from SCC chip. I am having doubt on, whether my SDLC chip accesing procedure is right or wrong?

If anyone is having the code for Initializing, Transmit, Receive in SCC controller, please share it.


Regards,
Magalingam
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top