Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

FPGA ADVANTAGE + XILINX ISE

Status
Not open for further replies.

mauriziomontesi

Newbie level 4
Joined
Nov 11, 2008
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,319
fpga advantage

Hello there. I have created and simulated a project (a simple counter) with Mentor Fpga Advantage with Precision synt. Now I have to generate a .jed file (programming file) for a xilinx CPLD (XPLA3). Please (I'm new in Fpga adv, but I must use it, I know quite well Xilinx ISE) could you indicate me the steps to follow to generate programming file??( I have the project, now what I have to do???)
Please Help me
Maurizio
 

kvingle

Full Member level 5
Joined
Nov 5, 2007
Messages
244
Helped
33
Reputation
66
Reaction score
12
Trophy points
1,298
Location
India.
Activity points
2,576
fpga advantage review 2008

You still need ISE. But 'Advantage' will call ISE tools implicitly.
You will have to provide proper path of ISE to Advantage tool.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top