Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Four Dimensional Array in Verilog

Status
Not open for further replies.

kumar_eee

Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
109
Trophy points
1,323
Location
Bangalore,India
Activity points
4,676
Can anybody explain abt Four dimesional arrays ( Verilog)?...

Eg:
reg [1023:0] abc [7:0] [7:0] 7:0] 7:0]
 

maziar

Full Member level 4
Joined
Jun 6, 2001
Messages
195
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,298
Location
Islamic republic of Iran
Activity points
1,566
in verilog i think you can not use multi dim. array

dont forget veilog is HDL no cpu high level language such as pascal or c ....
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
636
Reputation
1,270
Reaction score
88
Trophy points
1,328
Location
USA
Activity points
33,183
Multi-dimensional arrays are fine Verilog 2001 but not Verilog 1995. However, you omitted a few characters:
reg [1023:0] abc [7:0] [7:0] [7:0] [7:0];

Two practial problems:
1. Some synthesizer tools claim Verilog 2001 compatibility but still won't accept multi-dimensional arrays.
2. Your array has 4 trillion bits. Good luck even simulating that!
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top